www.ti.com


#### SINGLE-POLE DOUBLE-THROW ANALOG SWITCH

Check for Samples: SN74LVC1G3157

#### **FEATURES**

- 1.65-V to 5.5-V V<sub>CC</sub> Operation
- Useful for Both Analog and Digital Applications
- · Specified Break-Before-Make Switching
- Rail-to-Rail Signal Handling
- High Degree of Linearity
- High Speed, Typically 0.5 ns (V<sub>CC</sub> = 3 V, C<sub>L</sub> = 50 pF)

- Low On-State Resistance, Typically ≉6 Ω (V<sub>CC</sub> = 4.5 V)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)



See mechanical drawings for dimensions.

#### **DESCRIPTION/ORDERING INFORMATION**

This single-pole double-throw (SPDT) analog switch is designed for 1.65-V to 5.5-V  $V_{CC}$  operation.

The SN74LVC1G3157 can handle both analog and digital signals. The device permits signals with amplitudes of up to  $V_{CC}$  (peak) to be transmitted in either direction.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **ORDERING INFORMATION**


T <sub>A</sub>	PACKAGE <sup>(1)</sup> (2)		ORDERABLE PART NUMBER	TOP-SIDE MARKING (3)
	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	Reel of 3000	SN74LVC1G3157YZPR	C5_
	SON - DRY	Reel of 5000	SN74LVC1G3157DRYR	C5
-40°C to 85°C	SON - DSF	Reel of 5000	SN74LVC1G3157DSFR	C5
	SOT (SOT-23) - DBV	Reel of 3000	SN74LVC1G3157DBVR	CC5_
	SOT (SC-70) – DCK	Reel of 3000	SN74LVC1G3157DCKR	C5_
	SOT (SOT-553) – DRL	Reel of 4000	SN74LVC1G3157DRLR	C5_

- (1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (3) DBV/DCK/DRL/DRY: The actual top-side marking has one additional character that designates the assembly/test site. YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, = Pb-free).

**Table 1. FUNCTION TABLE** 

CONTROL INPUT S	ON CHANNEL
L	B1
Н	B2

#### **LOGIC DIAGRAM (POSITIVE LOGIC)**



www.ti.com

# Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			М	N MAX	UNIT
$V_{CC}$	Supply voltage range (2)		-0	.5 6.5	V
V <sub>IN</sub>	Control input voltage range (2) (3)		-0	.5 6.5	V
V <sub>I/O</sub>	Switch I/O voltage range <sup>(2) (3) (4) (5)</sup>		-0	.5 V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Control input clamp current	V <sub>IN</sub> < 0		-50	mA
I <sub>I/O</sub>	I/O port diode current	$V_{I/O}$ < 0 or $V_{I/O}$ > $V_{CC}$		±50	mA
I <sub>I/O</sub>	On-state switch current <sup>(6)</sup>	$V_{I/O} = 0$ to $V_{CC}$		±128	mA
	Continuous current through V <sub>CC</sub> or GNI	)		±100	mA
		DBV package		165	
		DCK package		259	
$\theta_{JA}$	Package thermal impedance (7)	DRL package		142	°C/W
		DRY package		234	
		YZP package		123	
T <sub>stg</sub>	Storage temperature range		-6	55 150	°C

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltages are with respect to ground unless otherwise specified.

This value is limited to 5.5 V maximum.

(6)

The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

 $V_{I}$ ,  $V_{O}$ ,  $V_{A}$ , and  $V_{Bn}$  are used to denote specific conditions for  $V_{I/O}$ . (5)

 $I_{\rm I}, I_{\rm O}, I_{\rm A}$ , and  $I_{\rm Bn}$  are used to denote specific conditions for  $I_{\rm I/O}$ . The package thermal impedance is calculated in accordance with JESD 51-7.



## Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT	
$V_{CC}$	Supply voltage		1.65	5.5	٧	
V <sub>I/O</sub>	Switch input/output voltage		0	$V_{CC}$	٧	
V <sub>IN</sub>	Control input voltage		0	5.5	V	
\/	Lligh level input valtage, control input	V <sub>CC</sub> = 1.65 V to 1.95 V	$V_{CC} \times 0.75$		٧	
V <sub>IH</sub>	High-level input voltage, control input	$V_{CC} = 2.3 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.7$		V	
V	Low-level input voltage, control input	V <sub>CC</sub> = 1.65 V to 1.95 V		$V_{CC} \times 0.25$	V	
$V_{IL}$		$V_{CC} = 2.3 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$	V	
		V <sub>CC</sub> = 1.65 V to 1.95 V		20		
۸4/۸۰,	Innut transition via a or fall rate	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		20	0.4	
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V		10	ns/V	
		$V_{C\ C} = 4.5\ V$ to 5.5 V		10		
T <sub>A</sub>	Operating free-air temperature	·	-40	85	ů	

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TES	ST CONDITION	S	V <sub>CC</sub>	MIN TY	P <sup>(1)</sup>	MAX	UNIT
			$V_I = 0 V$	$I_O = 4 \text{ mA}$	1.65 V		11	20	
			V <sub>I</sub> = 1.65 V	$I_O = -4 \text{ mA}$	1.05 V		15	50	
			V <sub>I</sub> = 0 V	I <sub>O</sub> = 8 mA	221/		8	12	
			V <sub>I</sub> = 2.3 V	$I_O = -8 \text{ mA}$	2.3 V		11	30	
r <sub>on</sub>	On-state switch resistance (2)	See Figure 1 and Figure 2	$V_I = 0 V$	$I_O = 24 \text{ mA}$	3 V		7	9	Ω
		and rigure 2	$V_I = 3 V$	$I_{O} = -24 \text{ mA}$	3 V		9	20	
			V <sub>I</sub> = 0 V	I <sub>O</sub> = 30 mA			6	7	
			V <sub>I</sub> = 2.4 V	$I_{O} = -30 \text{ mA}$	4.5 V		7	12	
			V <sub>I</sub> = 4.5 V	$I_{O} = -30 \text{ mA}$			7	15	
	On-state switch resistance over signal range (2) (3)			I <sub>A</sub> = -4 mA	1.65 V			140	
-		$0 \le V_{Bn} \le V_{CC}$		$I_A = -8 \text{ mA}$	2.3 V			45	Ω
r <sub>range</sub>		(see Figure 1 and	d Figure 2)	$I_A = -24 \text{ mA}$	3 V			18	Δ2
				$I_A = -30 \text{ mA}$	4.5 V			10	
			V <sub>Bn</sub> = 1.15 V	I <sub>A</sub> = -4 mA	1.65 V		0.5		
۸.,	Difference of on-state	Coo Figure 4	V <sub>Bn</sub> = 1.6 V	$I_A = -8 \text{ mA}$	2.3 V		0.1		
$\Delta r_{on}$	resistance between switches <sup>(2)</sup> (4) (5)	See Figure 1	$V_{Bn} = 2.1 \text{ V}$	$I_A = -24 \text{ mA}$	3 V		0.1		Ω
			V <sub>Bn</sub> = 3.15 V	$I_A = -30 \text{ mA}$	4.5 V		0.1		
				$I_A = -4 \text{ mA}$	1.65 V		110		
_	ON resistance flatness <sup>(2)</sup> (4) (6)	0 - 1/ - 1/		$I_A = -8 \text{ mA}$	2.3 V		26		0
r <sub>on(flat)</sub>	ON resistance flatness -7 (1) (6)	U ≤ V <sub>Bn</sub> ≤ V <sub>CC</sub>	$0 \le V_{Bn} \le V_{CC}$		3 V		9		Ω
				$I_A = -30 \text{ mA}$	4.5 V		4		
. (7)	Off-state switch leakage	0 < 1/ 1/ < 1/	(222 Figure 2.)	•	1.65 V to			±1	
I <sub>off</sub> <sup>(7)</sup>	current	$0 \le V_I, V_O \le V_{CC}$	(see Figure 3)		5.5 V	±(	.05	±1 <sup>(1)</sup>	μA

<sup>(1)</sup>  $T_A = 25^{\circ}C$ 

<sup>(2)</sup> Measured by the voltage drop between I/O pins at the indicated current through the switch. On-state resistance is determined by the lower of the voltages on the two (A or B) ports.

<sup>3)</sup> Specified by design

<sup>(4)</sup>  $\Delta r_{on} = r_{on(max)} - r_{on(min)}$  measured at identical  $V_{CC}$ , temperature, and voltage levels

<sup>(5)</sup> This parameter is characterized, but not production tested.

<sup>(6)</sup> Flatness is defined as the difference between the maximum and minimum values of on-state resistance over the specified range of conditions.

<sup>(7)</sup> I<sub>off</sub> is the same as I<sub>S(off)</sub> (off-state switch leakage current).



# **Electrical Characteristics (continued)**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	V <sub>cc</sub>	MIN TYP <sup>(1)</sup>	MAX	UNIT
	On-state switch leakage		$V_{I} = V_{CC}$ or GND, $V_{O} = Open$	5.5 V		±1	μA
I <sub>S(on)</sub>	current		(see Figure 4)	5.5 V		±0.1 <sup>(1)</sup>	μΑ
	Control input current		0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	0 V to		±1	
I <sub>IN</sub>	Control input current		U = VIN = VCC	5.5 V	±0.05	±1 <sup>(1)</sup>	μA
I <sub>CC</sub>	Supply current	y current $S = V_{CC}$ or GND		5.5 V	1	10	μΑ
$\Delta I_{\text{CC}}$	Supply-current change	ent change $S = V_{CC} - 0.6 \text{ V}$		5.5 V		500	μΑ
C <sub>i</sub>	Control input capacitance	S		5 V	2.7		pF
C <sub>io(off)</sub>	Switch input/ouput capacitance		Bn		5.2		pF
Switch input/ouput Bn		Bn		5 V	17.3		n.E
C <sub>io(on)</sub>	capacitance A			5 V	17.3		pF



#### **Analog Switch Characteristics**

 $T_A = 25$ °C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	v <sub>cc</sub>	TYP	UNIT
				1.65 V	300	
Frequency response (1)	A or Do	5 4	$R_L = 50 \Omega$ , $f_{in} = sine wave$	2.3 V	300	
(switch on)	A or Bn	Bn or A	(see Figure 6)	3 V	300	MHz
,				4.5 V	300	
				1.65 V	-54	
Crosstalk (2)	B1 or B2	5.	$R_1 = 50 \Omega$ , $f_{in} = 10 MHz$ (sine wave)	2.3 V	-54	dB
(between switches)		B2 or B1	(see Figure 7)	3 V	-54	
				4.5 V	-54	
				1.65 V	-57	dB
Feed through	A or Bn	Bn or A	$C_L = 5 \text{ pF}, R_L = 50 \Omega,$	2.3 V	-57	
attenuation <sup>(2)</sup> (switch off)			f <sub>in</sub> = 10 MHz (sine wave) (see Figure 8)	3 V	-57	
(* *** ***				4.5 V	<b>–</b> 57	
Q1 (3)	•		$C_L = 0.1 \text{ nF}, R_L = 1 \text{ M}\Omega$	3.3 V	3	
Charge injection (3)	S	Α	(see Figure 9)	5 V	7	pC
				1.65 V	0.1	%
Total harmonic	A D -	D	$V_{I} = 0.5 \text{ Vp-p}, R_{L} = 600 \Omega,$	2.3 V	0.025	
distortion	A or Bn	Bn or A	f <sub>in</sub> = 600 Hz to 20 kHz (sine wave) (see Figure 10)	3 V	0.015	
				4.5 V	0.01	

Adjust  $f_{in}$  voltage to obtain 0 dBm at output. Increase  $f_{in}$  frequency until dB meter reads -3 dB.

#### **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 5 and Figure 11)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 5 V ± 0.5 V		UNIT
	(INPOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub> <sup>(1)</sup>	A or Bn	Bn or A		2		1.2		0.8		0.3	ns
t <sub>en</sub> (2)	S	Do.	7	24	3.5	14	2.5	7.6	1.7	5.7	20
t <sub>dis</sub> (3)	3	Bn	3	13	2	7.5	1.5	5.3	0.8	3.8	ns
t <sub>B-M</sub> <sup>(4)</sup>			0.5		0.5		0.5		0.5		ns

 $t_{pd}$  is the slower of  $t_{PLH}$  or  $t_{PHL}$ . The propagation delay is calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).

Submit Documentation Feedback

Adjust f<sub>in</sub> voltage to obtain 0 dBm at input. Specified by design

 $t_{en}$  is the slower of  $t_{PZL}$  or  $t_{PZH}$ .  $t_{di}$ s is the slower of  $t_{PLZ}$  or  $t_{PHZ}$ .

Specified by design



#### PARAMETER MEASUREMENT INFORMATION




Figure 1. On-State Resistance Test Circuit





Figure 2. Typical  $r_{on}$  as a Function of Input Voltage (V<sub>I</sub>) for  $V_{I} = 0$  to  $V_{CC}$ 





 $\begin{array}{ll} \text{Condition 1: V_I = GND, V_O = V_{CC}} \\ \text{Condition 2: V_I = V_{CC}, V_O = GND} \end{array}$ 

Figure 3. Off-State Switch Leakage-Current Test Circuit





Figure 4. On-State Switch Leakage-Current Test Circuit






TEST	<b>S1</b>
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	<b>V</b> <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

LOAD CIRCUIT

.,	INI	PUTS	.,	.,		_	.,
V <sub>cc</sub>	V,	t,/t,	V <sub>M</sub>	<b>V</b> <sub>LOAD</sub>	C <sub>L</sub>	R <sub>⊾</sub>	V <sub>A</sub>
1.8 V ± 0.15 V	V <sub>cc</sub>	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	50 pF	500 Ω	0.3 V
2.5 V ± 0.2 V	$V_{cc}$	≤2 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	50 pF	500 Ω	0.3 V
$3.3~V\pm0.3~V$	$V_{cc}$	≤2.5 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	50 pF	500 Ω	0.3 V
5 V ± 0.5 V	$V_{cc}$	≤2.5 ns	V <sub>cc</sub> /2	2 × V <sub>cc</sub>	50 pF	500 Ω	0.3 V



NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{\mbox{\tiny PZL}}$  and  $t_{\mbox{\tiny PZH}}$  are the same as  $t_{\mbox{\tiny en}}.$
- G.  $t_{\text{PLH}}$  and  $t_{\text{PHL}}$  are the same as  $t_{\text{pd}}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 5. Load Circuit and Voltage Waveforms






Figure 6. Frequency Response (Switch On)




Figure 7. Crosstalk (Between Switches)






Figure 8. Feedthrough




Figure 9. Charge-Injection Test






Figure 10. Total Harmonic Distortion




Figure 11. Break-Before-Make Internal Timing





#### **REVISION HISTORY**

CI	hanges from Revision G (September 2011) to Revision H	Page
•	Changed YZP with correct pin labels.	1
•	Changed to remove _ for DRY marking	2
•	Changed to correct Pin Label "S"	5





18-Oct-2013

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74LVC1G3157DBVRE4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(CC52 ~ CC55 ~ CC5F ~ CC5K ~ CC5R)	Samples
74LVC1G3157DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(CC52 ~ CC55 ~ CC5F ~ CC5K ~ CC5R)	Samples
74LVC1G3157DCKRE4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(C55 ~ C5F ~ C5K ~ C5R)	Samples
74LVC1G3157DCKRG4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(C55 ~ C5F ~ C5K ~ C5R)	Samples
74LVC1G3157DRLRG4	ACTIVE	SOT	DRL	6	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(C57 ~ C5R)	Samples
74LVC1G3157DRYRG4	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C5	Samples
SN74LVC1G3157DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(CC52 ~ CC55 ~ CC5F ~ CC5K ~ CC5R)	Samples
SN74LVC1G3157DCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(C55 ~ C5F ~ C5K ~ C5R)	Samples
SN74LVC1G3157DRLR	ACTIVE	SOT	DRL	6	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(C57 ~ C5R)	Samples
SN74LVC1G3157DRY2	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C5	Samples
SN74LVC1G3157DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C5	Samples
SN74LVC1G3157DSFR	ACTIVE	SON	DSF	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C5	Samples
SN74LVC1G3157YZPR	ACTIVE	DSBGA	YZP	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(C57 ~ C5N)	Samples

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE**: TI has discontinued the production of the device.





18-Oct-2013

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVC1G3157:

Automotive: SN74LVC1G3157-Q1


NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# PACKAGE MATERIALS INFORMATION

www.ti.com 9-Apr-2014

#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity A0

	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1G3157DBVR	SOT-23	DBV	6	3000	178.0	9.2	3.3	3.2	1.55	4.0	8.0	Q3
SN74LVC1G3157DBVR	SOT-23	DBV	6	3000	180.0	9.2	3.17	3.23	1.37	4.0	8.0	Q3
SN74LVC1G3157DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1G3157DCKR	SC70	DCK	6	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74LVC1G3157DCKR	SC70	DCK	6	3000	180.0	9.2	2.3	2.55	1.2	4.0	8.0	Q3
SN74LVC1G3157DRLR	SOT	DRL	6	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
SN74LVC1G3157DRLR	SOT	DRL	6	4000	180.0	9.5	1.78	1.78	0.69	4.0	8.0	Q3
SN74LVC1G3157DRY2	SON	DRY	6	5000	180.0	9.5	1.6	1.15	0.75	4.0	8.0	Q3
SN74LVC1G3157DRY2	SON	DRY	6	5000	180.0	8.4	1.65	1.2	0.7	4.0	8.0	Q3
SN74LVC1G3157DRYR	SON	DRY	6	5000	179.0	8.4	1.2	1.65	0.7	4.0	8.0	Q1
SN74LVC1G3157DSFR	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
SN74LVC1G3157YZPR	DSBGA	YZP	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1

www.ti.com 9-Apr-2014



\*All dimensions are nominal

All difficultions are nominal								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74LVC1G3157DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0	
SN74LVC1G3157DBVR	SOT-23	DBV	6	3000	205.0	200.0	33.0	
SN74LVC1G3157DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0	
SN74LVC1G3157DCKR	SC70	DCK	6	3000	180.0	180.0	18.0	
SN74LVC1G3157DCKR	SC70	DCK	6	3000	205.0	200.0	33.0	
SN74LVC1G3157DRLR	SOT	DRL	6	4000	202.0	201.0	28.0	
SN74LVC1G3157DRLR	SOT	DRL	6	4000	184.0	184.0	19.0	
SN74LVC1G3157DRY2	SON	DRY	6	5000	184.0	184.0	19.0	
SN74LVC1G3157DRY2	SON	DRY	6	5000	202.0	201.0	28.0	
SN74LVC1G3157DRYR	SON	DRY	6	5000	203.0	203.0	35.0	
SN74LVC1G3157DSFR	SON	DSF	6	5000	184.0	184.0	19.0	
SN74LVC1G3157YZPR	DSBGA	YZP	6	3000	220.0	220.0	35.0	

# DBV (R-PDSO-G6)

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



# DBV (R-PDSO-G6)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



# DCK (R-PDSO-G6)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



# DCK (R-PDSO-G6)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



# DRL (R-PDSO-N6)

# PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs.

  Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.
- D. JEDEC package registration is pending.



# DRL (R-PDSO-N6)

#### PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. SON (Small Outline No-Lead) package configuration.
- The exposed lead frame feature on side of package may or may not be present due to alternative lead frame designs.
- E. This package complies to JEDEC MO-287 variation UFAD.
- $frac{f}{K}$  See the additional figure in the Product Data Sheet for details regarding the pin 1 identifier shape.



# DRY (R-PUSON-N6)

## PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.





- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Reference JEDEC registration MO-287, variation X2AAF.





# PLASTIC SMALL OUTLINE NO-LEAD




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads. If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
- E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
- H. Component placement force should be minimized to prevent excessive paste block deformation.



YZP (R-XBGA-N6)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree  $\mathbf{M}$  package configuration.

NanoFree is a trademark of Texas Instruments.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>