

K24C128 / K24C256



Spring 2011

K24C128/K24C256 Two-wire Serial EEPROM

128K bits (16,384 X 8) / 256K bits (32,768 X 8)



Features

- ►Wide Voltage Operation
 - Vcc = 1.8V to 5.5V
- ► Operating Ambient Temperature: -40 ° C to +85 ° C
- ►Internally Organized:
 - K24C128, 16,384 X 8 (128K bits)
 - K24C256, 32,768 X 8 (256K bits)
- ►Two-wire Serial Interface
- Schmitt Trigger, Filtered Inputs for Noise Suppression
- Bidirectional Data Transfer Protocol

- ▶1 MHz (5V), 400 KHz (1.8V, 2.5V, 2.7V) Compatibility
- ► Write Protect Pin for Hardware Data Protection
- ►64-byte Page (128K, 256K) Write Modes
- ► Partial Page Writes Allowed
- ► Self-timed Write Cycle (5 ms max)
- High-reliability
 - Endurance: 1 Million Write Cycles
 - Data Retention: 100 Years
- ▶8-lead PDIP/SOP/TSSOP packages

General Description

The K24C128/K24C256 provides 131,072/262,144 bits of serial electrically erasable and programmable read-only memory (EEPROM) organized as16,384/32,768 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The K24C128/K24C256 is available in space-saving 8-lead PDIP, 8-lead SOP, and 8-lead TSSOP packages and is accessed via a two-wire serial interface. In addition, the K24C128/K24C256 is available in 1.8V (1.8V to 5.5V) version.

Pin Configuration


8-lead PDIP	8-lead SOP	8-lead TSSOP
A0 1 8 Vcc A1 2 7 WP NC 3 6 SCL GND 4 5 SDA		A0 [10 8 Vcc A1 2 7 WP NC 3 6 SCL GND 4 5 SDA

Table 1: Pin Configuration

·	Table 1.1 III Comigatation					
	Pin Name	Туре	Functions			
	A0 - A1	I	Address Inputs			
	SDA	I/O & Open-drain Serial Data				
	SCL	I	Serial Clock Input			
	WP	I	Write Protect			
	GND	Р	Ground			
	Vcc	Р	Power Supply			
	NC	NC	Not Connet			

K24C128/K24C256

Block Diagram



.002.



Pin Descriptions

DEVICE/PAGE ADDRESSES (A1 and A0): The A1 and A0 pins are device address inputs that are hard wire for the K24C128/K24C256. Four 128K/256K devices may be addressed on a single bus system (device addressing is discussed in detail under the Device Addressing section).

SERIAL DATA (SDA): The SDA pin is bi-directional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open- collector devices.

SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

WRITE PROTECT (WP): The K24C128/K24C256 has a Write Protect pin that provides hardware data protection. The Write Protect pin allows normal read/write operations when connected to ground (GND). When the Write Protect pin is connected to Vcc, the write protection feature is enabled and operates as shown in the following Table 2.

► Table 2: Write Protect

	Part of the Array Protected					
WP Pin Status	K24C128	K24C256				
At Vcc	Full (128K) Array	Full (256K) Array				
At GND	Normal Read / Write Operations					

Memory Organization

K24C128, 128K SERIAL EEPROM: Internally organized with 256 pages of 64 bytes each, the 128K requires an 14-bit data word address for random word addressing.

K24C256, **256K SERIAL EEPROM**: Internally organized with 512 pages of 64 bytes each, the 256K requires an 15-bit data word address for random word addressing.

Device Operation

CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see to Figure 1 on page 4). Data changes during SCL high periods will indicate a start or stop condition as defined below.

START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see to Figure 2 on page 4).

STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (see Figure 2 on page 4).

V1 9



Device Operation


ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a "0" to acknowledge that it has received each word. This happens during the ninth clock cycle.

STANDBY MODE: The K24C128/K24C256 features a low-power standby mode which is enabled: (a) upon power-up and (b) after the receipt of the STOP bit and the completion of any internal operations


MEMORY RESET: After an interruption in protocol, power loss or system reset, any two-wire part can be reset by following these steps:

- 1. Clock up to 9 cycles.
- 2. Look for SDA high in each cycle while SCL is high.
- 3. Create a start condition.

► Figure 1: Data Validity




► Figure 2: Start and Stop Definition







► Figure 3: Output Acknowledge



Device Addressing

The 128K/256K EEPROM devices all require an 8-bit device address word following a start condition to enable the chip for a read or write operation (see to Figure 4 on page 7).

The device address word consists of a mandatory "1", "0" sequence for the first four most significant bits as shown. This is common to all the Serial EEPROM devices.

The 128K/256K EEPROM uses A1 and A0 device address bits to allow as much as four devices on the same bus. These 2 bits must be compared to their conresonding hardwired input pins. The A1 and A0 pins use an internal proprietary circuit that biases them to a logic low condition if the pins are allowed to float.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a "0". If a compare is not made, the chip will return to a standby state.

DATA SECURITY: The K24C128/K24C256 has a hardware data protection scheme that allows the user to write protect the entire memory when the WP pin is at VCC.

V1_2

Write Operations

BYTE WRITE: A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a "0" and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a "0" and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally timed write cycle, tWR, to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (see Figure 5 on page 7).

K24C128/K24C256

128K bits (16,384 X 8) / 256K bits (32,768 X 8)

Two-wire Serial EEPROM

PAGE WRITE: The 128K/256K EEPROM is capable of an 64-byte page write.

A page write is initiated the same as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to 63 (128K/256K) more data words. The EEPROM will respond with a "0" after each data word received. The microcontroller must terminate the page write sequence with a stop condition (see Figure 6 on page 7).

The data word address lower six (128K/256K) bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 64 data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten.

ACKNOWLEDGE POLLING: Once the internally timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a "0", allowing the read or write sequence to continue.

Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to "1". There are three read operations: current address read, random address read and sequential read.

CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page to the first byte of the first page. The address "roll over" during write is from the last byte of the current page to the first byte of the same page.

Once the device address with the read/write select bit set to "1" is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input "0" but does generate a following stop condition (see Figure 7 on page 8).

Read Operations

RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a "0" but does generate a following stop condition (see Figure 8 on page 8).

K24C128/K24C256

128K bits (16,384 X 8) / 256K bits (32,768 X 8)


Two-wire Serial EEPROM

SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a "0" but does generate a following stop condition (see Figure 9 on page 8).


► Figure 4: Device Address



► Figure 5: Byte Write




► Figure 6: Page Write




V1_2






► Figure 8: Random Read



► Figure 9: Sequential Read



K24C128/K24C256 Two-wire Serial EEPROM

128K bits (16,384 X 8) / 256K bits (32,768 X 8)



Electrical Characteristics

Absolute Maximum Stress Ratings

▶Comments	5
-----------	---

DC Supply Voltage0.3V to +6.5V
Input / Output VoltageGND-0.3V to Vcc+0.3V
Operating Ambient Temperature \dots -40° C to +85° C
Storage Temperature

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics

► Applicable over recommended op	erating range f	rom: $T_A = -40 \degree C$	to +85 °C,	Vcc = +1.8V to -	+5.5V (unles	ss otherwise noted)
Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Supply Voltage	Vcc1	1.8	-	5.5	V	
Supply Voltage	Vcc2	2.5	-	5.5	V	
Supply Voltage	Vссз	2.7	-	5.5	V	
Supply Voltage	Vcc4	4.5	-	5.5	V	
Supply Current Vcc = 5.0V	Icc1	-	0.4	1.0	mA	READ at 400 kHz
Supply Current Vcc = 5.0V	Icc2	-	2.0	3.0	mA	WRITE at 400 kHz
Supply Current Vcc = 1.8V	Icc1	-	0.6	1.0	μA	VIN = Vcc Or Vss
Supply Current Vcc = 2.5V	Icc2	-	1.0	2.0	μΑ	$V_{IN} = V_{CC} \text{ or } V_{SS}$
Supply Current Vcc = 2.7V	Іссз	-	1.0	2.0	μA	VIN = Vcc or Vss
Supply Current Vcc = 5.0V	Icc4	-	1.0	5.0	μΑ	VIN = Vcc Or Vss
Input Leakage Current	lu	-	0.10	3.0	μA	$V_{\text{IN}} = V_{\text{CC}} \text{ or } V_{\text{ss}}$
Output Leakage Current	Ilo	-	0.05	3.0	μA	VOUT = Vcc or Vss
Input Low Level	VIL	-0.3	-	Vcc x 0.3	V	
Input High Level	Vін	Vcc x 0.7	-	Vcc + 0.3	V	
Output Low Level Vcc =5.0V	Vol3	-	-	0.4	V	loL = 3.0 mA
Output Low Level Vcc =3.0V	Vol2	-	-	0.4	V	loL = 2.1 mA
Output Low Level Vcc =1.8V	Vol1	-	-	0.2	V	lo∟ = 0.15 mA

Pin Capacitance

► Applicable over recommended operating range from T_A = 25 °C, f = 1.0 MHz, Vcc = +1.8V

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition		
Input/Output Capacitance (SDA)	Ci/o	-	-	8	pF	$V_{1/0} = 0V$		
Input Capacitance (A0, A1, A2, SCL)	Cin	-	-	6	pF	Vin = 0V		



AC Electrical Characteristics

Applicable over recommended operating range from T_A = -40° C to +85° C, V_{CC} = +1.8V to +5.5V, CL = 1 TTL Gate and 100 pF (unless otherwise noted)

Parameter	Cumb al		1.8-volt			Units		
Parameter	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Clock Frequency, SCL	fsc∟	-	-	400	-	-	1000	kHz
Clock Pulse Width Low	t LOW	1.2	-	-	0.6	-	-	μs
Clock Pulse Width High	tніgн	0.6	-	-	0.4	-	-	μs
Noise Suppression Time	tı	-	-	50	-	-	50	ns
Clock Low to Data Out Valid	t AA	0.1	-	0.9	0.05	-	0.9	μs
Time the bus must be free before a new transmission can start	tBUF	1.2	-	-	0.5	-	-	μs
Start Hold Time	thd.sta	0.6	-	-	0.25	-	-	μs
Start Setup Time	t su.sta	0.6	-	-	0.25	-	-	μs
Data In Hold Time	thd.dat	0	-	-	0	-	-	μs
Data In Setup Time	tsu.dat	100	-	-	100	-	-	ns
Inputs Rise Time(1)	tR	-	-	0.3	-	-	0.3	μs
Inputs Fall Time(1)	t⊧	-	-	300	-	-	300	ns
Stop Setup Time	tsu.sto	0.6	-	-	0.25	-	-	μs
Data Out Hold Time	tон	50	-	-	50	-	-	ns
Write Cycle Time	twr	-	-	5	-	-	5	ms
5.0V, 25 °C, Byte Mode	Endurance	1M	-	-	-	-	-	Write Cycles

Note

1. This parameter is characterized and is not 100% tested.


2. AC measurement conditions:

RL (connects to Vcc): 1.3 k Ω (2.5V, 5V), 10 k Ω (1.8V) Input pulse voltages: 0.3 Vcc to 0.7 Vcc

Input rise and fall time: \leq 50 ns


Input and output timing reference voltages: 0.5 Vcc The value of $R_{\rm L}\,$ should be concerned according to the actual loading on the user's system.

Bus Timing



Write Cycle Timing

Figure 11: SCL: Serial Clock, SDA: Serial Data I/O




Note

 The write cycle time t_{WR} is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.


V1.2

.011.


8-lead DIP package diagram




Top View



End View



Side View





Section B-B

COMMON DIMENSIONS (Unit of Measure = mm)

(Offit of Measure = Initi)						
SYMBOL	MIN	MAX				
A	3.60	4.00				
A1	0.51	-				
A2	3.10	3.50				
A3	1.50	1.70				
b	0.44	0.53				
b1	0.43	0.48				
В	1.52 BSC					
с	0.25	0.31				
c1	0.24	0.26				
D	9.05	9.45				
E1	6.15	6.55				
е	2.54	BSC				
eA	7.62 BSC					
eB	7.62	9.50				
eC	0	0.94				
L	3.00	-				


8-lead SOP package diagram





End View






Side View


COMMON DIMENSIONS (Unit of Measure = mm)

SYMBOL	MIN	MAX
А	1.35	1.75
A1	0.10	0.25
b	0.31	0.51
С	0.17	0.25
D	4.70	5.10
E1	3.80	4.00
E	5.79	6.20
е	1.27	BSC
L	0.40	1.27
θ	0°	8°


K24C128/K24C256

8-lead TSSOP package diagram





Top View



Side View

COMMON DIMENSIONS

End View

(Unit of Measure = mm)

SYMBOL	MIN	МАХ				
D	2.80	3.20				
E	6.20	6.90				
E1	4.20	4.60				
А	_	1.20				
A2	0.80	1.15				
b	0.19	0.30				
е	0.65	BSC				
L	0.45	0.75				
L1	1.00	BSC				
θ	0°	8°				



K24C128/K24C256

Two-wire Serial EEPROM 128K bits (16,384 X 8) / 256K bits (32,768 X 8)



Ordering Information

		C	Code N	umb	er				
Part Number K	24	ХХХ	х	-	х	х	х	х	X
1	2	3	4		5	6	7	8	9
1.Prefix	4.Desigr	4.Design Option 6.Temperature Range					8.Plating Technology		
2.Series Name	Version	Version code			try (-4	10℃ t	o 85°C	Blank = Standard SnPb plating	
24: Two-wire (I2C) Interface	5.Packa	де Туре	7.Pack Type					G = RoHS compliant	
3.EEPROM Density		D = PDIP S = SOP T = TSSOP						S = Green, level 1 X = Green, level 3 9.Operating Voltage	
C128 = 128K bits					& Re	el			
C256 = 256K bits									A = 1.8 to 5.5 V

Available package types

Model	PDIP	SOP	TSSOP
K24C128	\checkmark	\checkmark	\checkmark
K24C256	\checkmark	\checkmark	\checkmark

Product Datasheet Change Notice

Datasheet Revision History			
Version	Content	Date	
1.1	Initial version	Feb., 2008	
1.2	Order informaiton update	Jan., 2011	



Disclaimers

The information in this publication has been carefully checked and is believed to be entirely accurate at the time of publication. HUAJIE assumes no responsibility, however, for possible errors or omissions, or for any consequences resulting from the use of the information contained herein.

HUAJIE reserves the right to make changes in its products or product specifications with the intent to improve function or design at any time and without notice and is not required to update this documentation to reflect such changes.

This publication does not convey to a purchaser of semiconductor devices described herein any license under the patent rights of HUAJIE or others.

HUAJIE makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does HUAJIE assume any liability arising out of the application or use of any product or circuit and specifically disclaims any and all liability, including without limitation any consequential or incidental damages.

" Typ. " parameters can and do vary in different applications. All operating parameters, including " Typ. " must be validated for each customer application by the customer's technical experts.

HUAJIE products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, for other applications intended to support or sustain life, or for any other application in which the failure of the HUAJIE product could create a situation where personal injury or death may occur.

Should the Buyer purchase or use a HUAJIE product for any such unintended or unauthorized application, the Buyer shall indemnify and hold HUAJIE and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such unintended or unauthorized use, even if such claim alleges that HUAJIE was negligent regarding the design or manufacture of said product.

K24C Series (I2C Bus) Serial EEPROM Data Sheet, Revision 1.2

2011 HUAJIE

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of HUAJIE.

V1 9